Home
Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Real-Time
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
FPGA
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Networking
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia

Site map: Procedures

Follow along with this step-by-step tutorial to make a "hello, world!"-like application to experience the advantages of multiple linked VIs running simultaneously on the real-time (RT) target and desktop computer: (1) "RT Main" runs as the RT target start-up VI, blinks the onboard LEDs, and reads the onboard button; these onboard devices physically connect to the FPGA I/O pins which are accessed with the Academic RIO Device Toolkit Express VIs and default FPGA personality, and (2) "PC Main" VI runs on the desktop computer as a user-friendly human-machine interface (HMI) for remote command and control of "RT Main" through the network via shared variables hosted on the RT target.
Set up a LabVIEW project for an RT VI.
Deploy a LabVIEW VI as a 'startup application' that runs automatically immediately after the Academic RIO Device boots up.

I/O Monitor
RT procedure

Interactively set output values and monitor input values on the Academic RIO Device MXP and MSP connector signals to quickly test your connected peripheral devices without creating a VI. Note: The NI ELVIS III does not have an I/O Monitor at this time.
Follow along with this step-by-step tutorial to make a "hello, world!"-like application to experience the advantages of multiple linked VIs running simultaneously on the FPGA target, real-time (RT) target, and desktop computer: (1) "FPGA Main" VI blinks the onboard LEDs and reads the onboard button; these onboard devices physically connect to the FPGA I/O pins, (2) "FPGA testbench" VI runs on the desktop computer for interactive development and debugging of "FPGA Main" in simulation mode prior to compiling to a bitstream file, (3) "RT Main" VI runs as the RT target start-up VI; it runs "FPGA Main", interacts with its front-panel controls/indicators, and communicates with an external desktop computer via network-published shared variables, and (4) "PC Main" VI runs on the desktop computer as a user-friendly human-machine interface (HMI) for remote command and control of "FPGA Main" through the network.

Create a new FPGA project
FPGA procedure

Set up a LabVIEW project for a fully custom FPGA VI.

Simulate an FPGA VI
FPGA procedure

Debug your FPGA VI before compiling to a bitfile using execution highlighting, breakpoints, probes, and sampling probes.

Compile an FPGA VI
FPGA procedure

Compile your FPGA VI to a bitfile using your own computer or a cloud-based compiler.
Add your own functionality to the default Academic RIO Device FPGA "personality" (bitfile) to retain selected Device Express VI capabilities.
Secure your Academic RIO Device system from unauthorized access by setting the password for the "admin" user and removing all permissions from the "everyone" group.
You will need to enable some software set add-ons to make some built-in LabVIEW VIs work properly on the RT target, for example, 'SMTP client with SSL support' (for secure email) and 'HTTP Client with SSL Support' (for secure HTTP).
Browse directly to the Academic RIO Device network address to use the Web-Based Monitoring and Configuration tool. Note: The NI ELVIS III does not have the Web Interface for modifying these settings. Use NI Measurement and Automation Explorer (NI MAX) to modify these settings instead.
Use the NI Measurement & Automation Explorer (NI MAX) application.
View the Academic RIO Device file system through your web browser; files may be downloaded with this technique, too.
Mount the Academic RIO Device file system as a network drive on your Windows, Mac OS, or Linux system, and then directly manipulate the files as you would any other files on your system.
The network-published shared variable (NPSV) behaves like a global variable to link targets through the network.
A quick and easy way for a PC HMI (human-machine interface) VI to observe the state of an RT-hosted network-published shared variable (NPSV) without creating any block diagram code; an alternative to programmatically accessing the NPSV value.
Connect an Academic RIO Device to a home wireless router to gain access to the Internet. Note: The NI ELVIS III does not have the Web Interface for modifying these settings. Use NI Measurement and Automation Explorer (NI MAX) to modify these settings instead.
Set up one Academic RIO Device to serve as the ad-hoc network host, and then set up additional Devices to join the ad-hoc network. Note: The NI ELVIS III does not have the Web Interface for modifying these settings. Use NI Measurement and Automation Explorer (NI MAX) to modify these settings instead.
Connect the Academic RIO Device to a PC with a wired network (Ethernet) and establish the Device's Internet connection by sharing the PC wireless connection to a home wireless router. Note: The NI ELVIS III does not have the Web Interface for modifying these settings. Use NI Measurement and Automation Explorer (NI MAX) to modify these settings instead.
Use NI MAX to learn the network address (IP address) of your Academic RIO Device.