Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
RT code example

Headless datalogger and file I/O

Monitor process variables and sensor measurements, timestamp them, and log them to a file, and then remote access the datalog file through the network with WebDAV, web browser, or VI running on a PC host.

LabVIEW RT block diagram snippet: Open a datalog file, get onboard accelerometer measurement, log the measurement to a file, and close the file

Use cases


Keep in mind

LabVIEW block diagram elements

Locate these elements with "Quick Drop" (press Ctrl+Space and start typing the name); click on an icon to see more sample code that uses that element:

Open-Create-Replace Datalog
Write Datalog
Read Datalog
Get Number of Records
Set Datalog Position
Close File
Build Path
Scan From File
Format Into File
Get Date-Time String

Example code

NOTE: Expect some delay in the logged data plot when running “PC Main” in quick succession. Updates to “testing.dat” by the Device may not be immediately available to the mapped network drive.

Troubleshooting tips

Expected results

https://youtu.be/atm2R6dXdGA (3:31)

Developer walk-through

https://youtu.be/WeH5lbnbsbk (5:04)