Home
Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Real-Time
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
FPGA
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Networking
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
FPGA PC guide

FPGA programming: Simulation techniques

Run the VI with simulated I/O or create a testbench on the PC host to apply a test sequence as the FPGA VI input and monitor the resulting output sequence.

Screenshots of 'Desktop Execution' node and resulting simulated waveforms

Summary

Compiling the LabVIEW FPGA VI to a bitstream file requires at least 5 minutes whereas simulating the VI on the desktop takes no time at all. Run the VI with simulated I/O (random values) or create a testbench on the PC host to apply a test sequence as the FPGA VI input and monitor the resulting output sequence.

Guides

Code examples