Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
RT guide

RT programming: Timed loops

A "timed loop" is a while-loop structure that executes at a precise user-specified rate. Timed loop are particularly useful for process control loops that demand a reliable update rate.

LabVIEW RT block diagram snippet: Timed-loop structure


Timed loops operate with a precisely-defined iteration time, and are the primary purpose of a real-time operating system (RTOS) such as the NI Linux Real-Time operating system.

Code examples

For more information

  1. Creating Deterministic Applications Using the Timed Loop (Real-Time Module) (http://zone.ni.com/reference/en-XX/help/370622P-01/lvrtconcepts/deterministic_apps_timed_loop/)
    A brief introduction to deterministic (timed) loops and non-deterministic loops, establishing priority, and partitioning an application into deterministic and non-deterministic components.