Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
RT guide

RT inter-process communication

Exchange data between process loops running in parallel on the RT target.

Diagram showing communication pathways three process loops on the RT target


Communication between deterministic and nondeterministic process loops

NOTE: The timed loop can only maintain deterministic behavior for loop code that does not block data flow for long periods of time, i.e., the loop body code must not introduce excessive latency; the loop body should be designed to execute the desired process task as efficiently and as quickly as possible.

Code examples


Communication between nondeterministic process loops

Code examples

For more information

  1. Using the LabVIEW Shared Variable (http://www.ni.com/white-paper/4679/en)
    Introduces the single-process shared variable and discusses features and performance.
  2. Channel Wires (http://www.ni.com/white-paper/53423/en/)
    From the overview: "The channel wire, a new, feature in LabVIEW 2016, simplifies the programming involved in data transfer between parallel loops, such as the common producer/consumer pattern. This white paper provides an introduction to channel wires and highlights specific use cases".