Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
FPGA RT PC guide

FPGA/RT and FPGA/host inter-target communication

Transfer data, commands, and status between the FPGA target and a host system (RT or PC).

Diagram showing communication pathways between PC host, RT target, and FPGA target


Programmatic front-panel communication

Direct memory access (DMA)

Code examples

For more information

  1. Transferring Data between the FPGA and Host (FPGA Module) (http://zone.ni.com/reference/en-XX/help/371599L-01/lvfpgaconcepts/fpga_data_transfer_overview)
    Describes programmatic front-panel communication and direct memory access (DMA) communication.