Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
FPGA RT code example

Augmented default Academic RIO Device FPGA personality and high-precision waveform measurement application example

Load and run a modified version of the default Academic RIO Device personality (FPGA bitfile) augmented by user-defined functionality, for example, to make a high-precision measurement of pulse width.

LabVIEW RT block diagram snippet: Programmatically set a custom FPGA bitfile; alert the VI to expect myRIO default personality functionality on the custom FPGA bitfile

Use cases


Keep in mind

LabVIEW block diagram elements

Locate these elements with "Quick Drop" (press Ctrl+Space and start typing the name); click on an icon to see more sample code that uses that element:

Open FPGA VI Reference
Set Custom Bitfile
Read-Write Control
Close FPGA VI Reference
Boolean Crossing
Local Variable
Feedback Node

Example code

Expected results

https://youtu.be/xMxbbZyBOIk (2:12)

Developer walk-through

https://youtu.be/nMM789zgNQM (5:48)