Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
FPGA procedure

Create a new FPGA project

Set up a LabVIEW project for a fully custom FPGA VI.

https://youtu.be/6fa18I03pxs (2:48)


  1. Create a folder to contain all of the files associated with this LabVIEW project
  2. Connect the Academic RIO Device by its USB cable to establish the “USBLAN” network
  3. Start LabVIEW
  4. Select “File | New…”
  5. Select “Empty Project”
  6. Save the LabVIEW Project File (.lvproj) to the folder you created earlier
  7. Right-click the project icon at the top of the window and select “New | Targets and Devices”
  8. Keep the default selection of “Discover an existing target”, select your Academic RIO Device category, and then select your particular Device
  9. OPTIONAL: Rename the Device, if you prefer
  10. Collapse each group of FPGA I/O elements
  11. Right-click on the “FPGA Target” and select “New | VI”
  12. Save the VI as “FPGA Main.vi”
  13. Edit the icon name to read “FPGA Main”