Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia
FPGA procedure

Compile an FPGA VI

Compile your FPGA VI to a bitfile using your own computer or a cloud-based compiler.

https://youtu.be/o6xKCCIvOR8 (3:49)

Code from the video: fpga_compile-fpga-vi.zip


  1. Open an existing LabVIEW project that contains an FPGA target; see Create a new FPGA project
  2. Right-click the “FPGA Target”, choose “Select Execution Mode”, and then “FPGA Target”; confirm that the word “Simulation” does not appear in the FPGA Target label
  3. Run the VI as you normally would
  4. Select from one of these three options:
    • “Local compile server” – use the compilation tools installed on your computer
    • “Connect to a network compile server” – a remote server installed by your IT department
    • “Connect to LabVIEW FPGA Compile Cloud Service” – a subscription-based service, possibly included with your National Instruments Academic License
  5. Manually rebuild the bitfile at any time by right-clicking the FPGA target “Build Specifications” and choose “Rebuild”

Important: Compiling even the simplest VI requires several minutes, therefore, you should thoroughly test and debug your VI with simulation before you commit time to compiling. See these pages to learn how to simulate an FPGA and to use the “Desktop Execution Node” as an FPGA VI testbench.