Home
Quickstart Guide
Introduction RIO Academic RIO Application examples Your first RT app Your first FPGA app
Real-Time
Basic procedures System admin File system I/O monitor System controller architecture Timed loops Inter-process communication RT/Host communication RT/FPGA communication FPGA personalities Interrupts Datalogger (file I/O)
FPGA
Design flow Simulation Inter-process communication RT/host communication Derived clock domain IP blocks FPGA personality
Networking
Get connected Email Web services UDP TCP IP addresses
Site Map
Guides Code examples Procedures Tags LabVIEW block diagram elements Targets Communications All pages
Glossary How to use About
RIO Developer Essentials Guide for Academia

"Programmatic" tag

LabVIEW PC block diagram snippet: Get PC system time and adjust RT system time to match

Set RT system time/date from PC
RT code PC code

Use the "Set Time" function to adjust the RT system time to match the (assumed accurate) PC system time. Restart the RT target to save the current RT time to be reloaded on each reboot of the Academic RIO Device.

LabVIEW FPGA block diagram snippet: RT VI operates the FPGA front panel

Programmatic front-panel communication with RT
FPGA code RT code

The RT VI operates (writes) the front-panel controls of the FPGA VI and reads its indicators.

LabVIEW FPGA block diagram snippet: PC VI operates the FPGA front panel

Programmatic front-panel communication with PC
FPGA code PC code

The PC VI operates (writes) the front-panel controls of the FPGA VI and reads its indicators.